SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

Low Supply-Voltage
 Operation . . . V<sub>CC</sub> = ±1 V Min

Wide Bandwidth . . . 7 MHz Typ at V<sub>CC</sub>± = ±2.5 V


High Slew Rate . . . 3 V/μs Typ at V<sub>CC</sub>± = ±2.5 V

• Wide Output Voltage Swing . . .  $\pm 2.4$  V Typ at V<sub>CC</sub> $\pm = \pm 2.5$  V, R<sub>L</sub> = 10 k $\Omega$ 


• Low Noise . . . 8 nV/ $\sqrt{\text{Hz}}$  Typ at f = 1 kHz



The TLV236x devices are high-performance dual operational amplifiers built using an original Texas Instruments bipolar process. These devices can be operated at a very low supply



TLV2362 . . . D, DGK, P, PS, OR PW PACKAGE (TOP VIEW)



voltage ( $\pm 1$  V), while maintaining a wide output swing. The TLV236x devices offer a dramatically improved dynamic range of signal conditioning in low-voltage systems. The TLV236x devices also provide higher performance than other general-purpose operational amplifiers by combining higher unity-gain bandwidth and faster slew rate. With their low distortion and low-noise performance, these devices are well suited for audio applications.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE	:†	ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>‡</sup>	
200 4- 7000	00T 00 5 (DD)/\(\)	Reel of 3000	TLV2361CDBVR	V00	
−0°C to 70°C	SOT-23-5 (DBV)	Reel of 250	TLV2361CDBVT	YC3_	
	00T 00 5 (DD)/\(\)	Reel of 3000	TLV2361IDBVR	V04	
	SOT-23-5 (DBV)	Reel of 250	TLV2361IDBVT	YC4_	
	MSOP/VSSOP (DGK)	Reel of 2500	TLV2362IDGKR	YBS	
	PDIP (P)	Tube of 50	TLV2362IP	TLV2362IP	
–40°C to 85°C	COIC (D)	Tube of 75	TLV2362ID	00001	
	SOIC (D)	Reel of 2500	TLV2362IDR	23621	
	SOP (PS)	Reel of 2000	TLV2362IPSR	TY2362	
	TOCOD (DM)	Tube of 150	TLV2362IPW	=1/2222	
	TSSOP (PW)	Reel of 2000	TLV2362IPWR	TY2362	

<sup>&</sup>lt;sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



<sup>&</sup>lt;sup>‡</sup> DBV: The actual top-side marking has one additional character that designates the wafer fab/assembly site.

SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

## equivalent schematic (each amplifier)



ACTUAL DEVICE COMPONENT COUNT										
COMPONENT TLV2361 TLV2362										
Transistors	30	46								
Resistors	6	11								
Diodes	1	1								
Capacitors	2	4								
JFET	1	1								

SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC+</sub> (see Note 1)		3.5 V
Supply voltage, V <sub>CC</sub> (see Note 1)		
Differential input voltage, V <sub>ID</sub> (see Note 2)		±3.5 V
Input voltage, V <sub>I</sub> (any input) (see Notes 1 and 3)		V <sub>CC</sub> ±
Output voltage, V <sub>O</sub>		±3.5 V
Output current, IO		20 mA
Duration of short-circuit current at (or below) 25°C (or	utput shorted to GND)	Unlimited
Package thermal impedance, $\theta_{JA}$ (see Notes 4 and 5	97°C/W	
	DBV package	206°C/W
	DGK package	172°C/W
	P package	85°C/W
	PS package	95°C/W
	PW package	149°C/W
Operating virtual junction temperature, T <sub>J</sub>		150°C
Lead temperature 1,6 mm (1/16 inch) from case for	10 seconds	260°C
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between  $V_{CC+}$  and  $V_{CC-}$ 

- 2. Differential voltages are at IN+ with respect to IN-.
- All input voltage values must not exceed V<sub>CC</sub>.
   Maximum power dissipation is a function of T<sub>J</sub>(max), θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Selecting the maximum of 150°C can affect reliability.
- 5. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions

			MIN	MAX	UNIT	
$V_{CC}$	Supply voltage		±1	±2.5	V	
_	TLV23610	;	0	70	ô	
T <sub>A</sub>	Operating free-air temperature TLV2361I,	TLV2362I	-40	85		

SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

# TLV2361 and TLV2362 electrical characteristics, $V_{CC}\pm$ = $\pm 1.5$ V (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS		TA	MIN	TYP	MAX	UNIT	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Innut offeet voltage	V 0	V 0		25°C		1	6	mV	
V <sub>IO</sub>	Input offset voltage	$V_{O} = 0$ ,	$V_{IC} = 0$		Full range			7.5	mv	
	Innut offeet europa	V 0	V 0		25°C		5	100	nA	
I <sub>IO</sub>	Input offset current	$V_{O}=0,$	$V_{IC} = 0$		Full range			150	ΠA	
	lanced bing accompany	V 0			25°C		20	150	- 1	
I <sub>IB</sub>	Input bias current	$V_{O}=0,$	$V_{IC} = 0$		Full range			250	nA	
.,	Common-mode input				25°C	±0.5			٧	
V <sub>IC</sub>	voltage	V <sub>IO</sub>   ≤ 7.5 mV			Full range	±0.5			V	
Maximum positive-peal		$R_L = 10 \text{ k}\Omega$		25°C	1.2	1.4	V	V		
V <sub>OM</sub> +	output voltage	$R_L \ge 10 \ k\Omega$	Full range	1.2			V			
.,	Maximum negative-peak	$R_L = 10 \text{ k}\Omega$			25°C	-1.2	-1.4		٧	
V <sub>OM</sub> -	output voltage	$R_L \ge 10 \ k\Omega$		Full range	-1.2			V		
	Supply current		Nalaad		25°C		1.4	2.25	mA	
I <sub>CC</sub>	(per amplifier)	$V_{O}=0,$	No load		Full range			2.75	mA	
	Large-signal differential	V 14 V	D 10k0	TLV2361	25°C	60	80		ر ت	
A <sub>VD</sub>	voltage amplification	$V_O = \pm 1 V$ ,	$R_L = 10 \text{ k}\Omega$	TLV2362	25°C		55		dB	
CMRR	Common-mode rejection ratio	$V_{IC} = \pm 0.5 \text{ V}$	25°C		75		dB			
k <sub>SVR</sub>	Supply-voltage rejection ratio	$V_{CC} \pm = \pm 1.5 \text{ V to}$	) ±2.5 V		25°C		80		dB	

# TLV2361 and TLV2362 operating characteristics, $V_{CC}\pm=\pm1.5$ V, $T_A=25^{\circ}C$

	PARAMETER		TYP	UNIT		
SR	Slew rate	$A_V = 1$ ,	$V_{I} = \pm 0.5 \text{ V}$		2.5	V/μs
B <sub>1</sub>	Unity-gain bandwidth	$A_V = 40,$	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 100 pF	6	MHz
V <sub>n</sub>	Equivalent input noise voltage	$R_S = 100 \Omega$ ,	$R_F = 10 \text{ k}\Omega$ ,	f = 1 kHz	9	nV/√ <del>Hz</del>

SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

## TLV2361 and TLV2362 electrical characteristics, $V_{CC}\pm$ = $\pm2.5$ V (unless otherwise noted)

	PARAMETER	Т	EST CONDITIONS	3	T <sub>A</sub>	MIN	TYP	MAX	UNIT		
V	Input offset voltage	V -0	V <sub>IC</sub> = 0		25°C		1	6	mV		
V <sub>IO</sub>	input offset voltage	$V_{O} = 0$ ,	V <sub>IC</sub> = 0		Full range			7.5	mv		
١.	Innut affact aurrent	V 0	٧ ٥		25°C		5	100	^		
I <sub>IO</sub>	Input offset current	$V_{O}=0,$	$V_{IC} = 0$	Full range			150	nA			
	Innut high gurrant	V 0	٧. ٥		25°C		20	150	~ <b>^</b>		
I <sub>IB</sub>	Input bias current	$V_{O}=0,$	$V_{IC} = 0$		Full range			250	nA		
.,	Common-mode input				25°C	±1.5			v		
V <sub>IC</sub>	voltage	$ V_{IO}  \le 7.5 \text{ mV}$			Full range	±1.4			V		
V	Maximum positive-peak	$R_L = 10 \text{ k}\Omega$		25°C	2	2.4		٧			
V <sub>OM+</sub>	output voltage	$R_L \ge 10 \ k\Omega$		Full range	2			V			
.,	Maximum negative-peak	$R_L = 10 \text{ k}\Omega$			25°C	-2	-2.4		٧		
$V_{OM-}$	output voltage	$R_L \geq 10 \; k\Omega$		Full range	Full range –2		V				
	Supply current		No local		25°C		1.75	2.5	A		
Icc	(per amplifier)	$V_{O}=0,$	No load		Full range			3	mA		
	Large-signal differential	V 14.V	D 4010	TLV2361	0500	60	80		J.		
A <sub>VD</sub>	voltage amplification	$V_{O} = \pm 1 V$ ,	$R_L = 10 \text{ k}\Omega$	TLV2362	25°C		60		dB		
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = ±0.5 V		25°C		85		dB			
k <sub>SVR</sub>	Supply-voltage rejection ratio	$V_{CC} \pm = \pm 1.5 \text{ V } 1$	to ±2.5 V		25°C		80		dB		

# TLV2361 and TLV2362 operating characteristics, $V_{CC}\pm=\pm2.5$ V, $T_A=25^{\circ}C$

	PARAMETER		TEST CONDITIONS					
SR	Slew rate	$A_V = 1$ ,	$V_{I} = \pm 0.5 \ V$		3	V/µs		
B <sub>1</sub>	Unity-gain bandwidth	$A_V = 40,$	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 100 pF	7	MHz		
V <sub>n</sub>	Equivalent input noise voltage	$R_S = 100 \Omega$ ,	$R_F = 10 \text{ k}\Omega$ ,	f = 1 kHz	8	nV/√ <del>Hz</del>		
THD + N	Total harmonic distortion, plus noise	$A_V = 1$ ,	$V_0 = \pm 1.2 \text{ V},$	$R_L = 10 \text{ k}\Omega$ , $f = 3 \text{ kHz}$	0.004	%		


SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007


### TYPICAL CHARACTERISTICS


## **Table of Graphs**


GRAPH TITLE	FIGURE
Supply current vs Free-air temperature	1
Supply current vs Supply voltage	2
Maximum positive output voltage vs Output current	3
Maximum negative output voltage vs Output current	4
Maximum peak-to-peak output voltage vs Frequency	5
Equivalent input noise voltage vs Frequency	6
Total harmonic distortion vs Frequency	7
Total harmonic distortion vs Output voltage	8

#### TYPICAL CHARACTERISTICS












#### TYPICAL CHARACTERISTICS

# **MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE FREQUENCY** V<sub>O(PP)</sub> - Maximum Peak-to-Peak Output Voltage - V $V_{CC}\pm = \pm 2.5 \text{ V}$ 3 $V_{CC}^{\pm} = \pm 1.5 \text{ V}$ 2 $T_A = 25^{\circ}C$ $R_L = 10 \text{ k}\Omega$ 0 1 k 10 k 100 k 1 M 10 M f - Frequency - Hz

Figure 5











17-Mar-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2361CDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	0 to 70	(YC3B ~ YC3G ~ YC3L)	Samples
TLV2361CDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	0 to 70	(YC3B ~ YC3G ~ YC3L)	Samples
TLV2361IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(YC4B ~ YC4G ~ YC4L)	Samples
TLV2361IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(YC4B ~ YC4G ~ YC4L)	Samples
TLV2362ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	23621	Samples
TLV2362IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(YBL ~ YBS ~ YBU)	Samples
TLV2362IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(YBL ~ YBS ~ YBU)	Samples
TLV2362IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	23621	Samples
TLV2362IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	23621	Samples
TLV2362IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLV2362IP	Samples
TLV2362IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY2362	Samples
TLV2362IPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY2362	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



### PACKAGE OPTION ADDENDUM

17-Mar-2017

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2361CDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV2361CDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV2361IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV2361IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV2362IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TLV2362IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2362IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

www.ti.com 3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2361CDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV2361CDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV2361IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV2361IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV2362IDGKR	VSSOP	DGK	8	2500	370.0	355.0	55.0
TLV2362IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2362IPWR	TSSOP	PW	8	2000	367.0	367.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-178.






NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-178.






NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.